interface in the EML. These results and considerations indicate that modification for organic layer and electrode can achieve high luminance emission with small current and can provide new information and indications for construction of organic EL diodes.
One main problem which must be tackled for the fabrication of ultralarge scale integrated (ULSI) circuits, is the filling of the submieron contact holes between the active Si areas and the first level aluminum metallization. The requirements on the deposition technique as welI as the dontact plug material are stringent, making it difficult to find an appropriate solution. As far as the deposition technique is concerned, the decreasing lateral size and the unchanged height of the contact-hole, make it difficult to fill the highaspect-ratio contact holes properly by evaporation or sputtering. The chemical-vapor deposition (CVD) technique provides, because of its better step-coverage, the possibility of filling the contact holes without formation of voids. Another process requirement is that during the filling of * Electrochemical Society Active Member. a Present address: Hitachi.Central Research Laboratory, Kokubunji-shi, Tokyo 185, Japan.
the contact hole only a limited amount of Si is consumed, because excessive Si consumption can lead to junction leakage.
The requirements on the contact plug material are even more numerous. First, the material rnust prevent the interdiffusion between the first level A1 metallization layer and the active Si areas. Without an effective barrier, A1-Si interdiffusion would lead to A1 "spiking" through the active Si area resulting in severe junction leakage. Another important requirement is that the contact plug can withstand the high current densities occurring in submierometer contact holes. The material must have a high resistance against electromigration. A good adhesion to Si and a low stress level ~ are also important.. A final mechanical demand on the contact-plug material is that it must be stable, so that no undesirable phase transformations or reactions occur during subsequent IC fabrication steps.
As far as the electrical properties are concerned, a low resistivity, but more important, a low contact resistivity to the active Si areas, is essential to reduce the switching time delays.
Chemical vapor deposition of W is a widely investigated process for the filling of submicron contact holes 2 Not only the material properties of W are highly advantageous (high electromigration resistance, low resistivity) but W also can be deposited relatively easily by CVD.
Tungsten is generally deposited by CVD from tungsten hexafluoride (WFs) and hydrogen? '4 However, during this process severe etching of the Si occurs, especially at the Si-SiO2 interface of patterned wafers (encroachment) [5] [6] [7] The formation of empty tunnels (wormholes) in the Si also is observed when the Hz/WF 6 process is used. 8 ' 7 Because of the encroachment and tunnels, an additional barrier layer between the Si and W is needed to protect the St. A barrier layer is also necessary when W is deposited on silicided contacts such as TiSi2 and CoSt2. The barrier layer must prevent Si consumption and TiF3 formation in the case of TiSi2, 8 and voiding near the perimeter of a contact in the case of CoSt2. 9 Examples of materials which are used as barrier layers are TiN TM and TiW. n TiN and TiW generally are deposited by blanket sputter-deposition processes. As a result one cannot make use of the selective nature of the subsequent H2/WF6 CVD process. Moreover, the poor stepcoverage of the TiN and TiW sputter-deposition process limits its use for submicrometer applications. A final drawback of the H2 reduction of WF8 (H2 process) is the relatively high deposition temperature.
The Sill4 reduction of WF6 (Sill4 process) attracted interest in recent years because this process proceeds at lower temperatures and, moreover, does not attack the Si interface. lza3 The absence of a reactionwith the St, however, leads to poor adhesion. Furthermore, the contact resistivity of SiH4/WF 6 deposited W to p+ Si is high. 14-~6
Because of the above-mentioned drawbacks of the H2 and the Sill4 process, we developed an alternative process which uses GeH4 for the reduction of WF6. ~7.~8 Initial measurements on the properties of W deposited by this GeH4 process showed promising results. ~ Here we give a more detailed study on the structural, mechanical, and electrical properties of W deposited by GeH4 reduction of WF6. This process is suited for the direct deposition of W on active Si areas, and the main improvements of the GeH4 process over the Sill4 and the H2 + TiN processes are: better interface properties compared to the Sill4 process, and improved efficiency and accuracy compared to the H2 + TiN process as a result of the redundancy of an additional TiN barrier layer.
Experimental Procedure
Depositions were carried out in two comparable coldwall single-wafer reactors equipped with load-lock systems. In the first reactor depositions were carried out on 100 mm patterened Si/SiO2 wafers in the "selective mode", i.e., deposition on Si and not on SiO~. In the second reactor "blanket" depositions, i.e., W deposition across the whole wafer surface, were performed. In low-pressure systems the temperature difference between chuck and wafer can be high. 2~ For this reason we calibrated the temperature difference for all deposition conditions (only excluding the WF6 flow to prevent deposition) with a thermocouple cemented on the front of a wafer, and with a pyrometer. The temperatures in this paper are thus calibrated wafer temperatures and not chuck temperatures. The error in the wafer temperature is estimated to be +10~ Before deposition the wafers were dipped in dilute buffered HF, rinsed in deionized water, and dried by pulling the wafers slowly out of the vapor of boiling isopropyl alcohol. Before deposition the reactor was purged with H2 with the wafer at deposition temperature. The GeH4 flow was introduced in the reactor a few seconds before the WF6 flow.
The refiectivity of the growing W film was monitored in situ by measuring the intensity of a HeNe laser beam reflected from the surface. In this way, we could monitor the start of the deposition, the surface roughening and, when the W was deposited selectively on a Si/SiO2 grid, the film thickness and growth rate. To investigate the thermal stability of the W layers we annealed the films in a furnace filled with argon.
Results and Discussion
Crystallographic structure and composition of W deposited from WF~ and GeH4 as a function of deposition parameters.--The crystallographic structure of W deposited by GeH4 reduction of WF6 depends on the deposition temperature. Below 300~ deposition temperature, only amorphous W-Ge mixtures formed. 21 At higher temperatures crystalline W formed. This is shown in Fig. 1 , where x-ray diffraction patterns are plotted for W films deposited at three different temperatures. Figure la shows that at 357~ the film deposited consists completely of [~-W. At higher deposition temperatures the a-W phase also formed, leading to films consisting of a mixture of cz-W and [~-W. This is shown in Fig. lb for a film deposited at 470~ The relative amount of ]~-W in the film keeps decreasing with increasing deposition temperature until at 510~ 100% a-W films are formed, as is shown in Fig. lc .
In the literature, [~-W is described as a meta-stable phase with the A15 bcc crystal structure, which can be stabilized by oxygen z2 or fluorine? 3 We looked for fluorine and oxygen by particle induced x-ray emission (PIXE) analysis, 24 but r.,r our samples did not show any fluorine above the 0.5 a/o detection limit. The small amount of oxygen we found, was attributed to oxygen contamination at the surface. However, we did find with electron probe microanalysis (EPMA) and Auger electron spectroscopy (AES) relatively large amounts of germanium in our W films. This Ge was incorporated homogeneously throughout the W layer (Fig. 9a) .
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The amount of Ge in the film decreased with increasing deposition temperature from more than 10 a/o at temperatures below 375~ to less than 1 a/o at temperatures above 500~ This is shown in Fig. 2 , where the amount of incorporated Ge as measured by EPMA is plotted as a function of the deposition temperature.
Since the ratio of the Ge atom radius and the W atom radius is 0.99, which is larger than the critical H~gg ratio of 0.59, 28 it is more likely that the Ge is incorporated substitutionally in the W lattice rather than interstitially. Since the ratio of the Ge and W radius is even larger than 0.95, it is, according to Ref. 26 , to be expected that, as in Cr~Ge, Mo3Ge, and Nb3Ge, the Ge is incorporated in W as WsGe, which has the ~-W crystal structure. The amount of ~-W in Fig. i and the amount of Ge in Fig. 2 show a similar deposition temperature dependence and this indicates that the amount of ~-W is correlated to the amount of Ge in the film. Since the x-ray diffraction pattern in Fig. ta shows, moreover, no Ge, WsGe3 or WGe2 peaks, we conclude that the [~-W phase in our films is stabilized by Ge, which is at least partly incorporated as W~Ge. The formation of a W3Ge compound also is supported since the predicted enthalpy of formation is slightly negative for WsGeS
The deposition temperature is the main process parameter in determining the amount of Ge and thus the structure of the deposited W layer. Other process parameters, such as the total pressure and the GeHJWF5 partial pressure ratio, had no significant influence on the W structure and composition. Note that this is in strong contrast to the related Sill4 reduction of WFs, where the SiHJWF 6 ratio is an important parameter in determining the structure (a-W, p-W, or amorphous 28) and composition (St incorporation ~9) of the deposited W.
Because for ULSI applications low-temperature deposition processes generally are preferred over high-temperature processes, we concentrated the research described in the following sections, mainly on W layers deposited at low temperatures, typically between 350 and 400~ As mentioned above, the W layers deposited at these temperatures have the ~-W crystal structure and contain approximately 10 a/o Ge.
The morphology of GeH4/WF 6 deposited tungsten and its interface to Si and SiOz.--The morphology of W deposited by the GeH4 process depended on the deposition temperature and thus also on the phase deposited (Fig. 3) . Figure 3a is a cross-sectional SEM picture of a 280-nm thick [3-W layer deposited at 372~ while Fig. 3b is a 570-rim thick, Figure 4b shows the excellent refiectivity of ~-W deposited by the GeH~ process in contrast to the reflectivity of a-W deposited by the H2 process in Fig. 4a . In this figure the intensity of a HeNe laser beam reflected from the growing W surface is plotted vs. the deposition time. The decrease in the reflectivity due to surface roughening is clearly stronger for the H2 process in Fig. 4a than for the GeH4 process in Fig. 4b . For submicron lithography the smoothness of films deposited by the GeH4 process is an advantage over the rough layers obtained using the H2 process.
For proper performance of ICs, the Si source and drain areas must not be damaged during the deposition of the W layers. A severe damage of the Si areas leads to current leaks through the ]unctions and to deterioration of the device performance. The attack of Si by WFs, for instance, is why the H2 process cannot be used without an additional barrier layer. The GeH4 process is suited for the deposition of ~-W directly on active Si areas, as is shown in Fig. 5a . This figure is a cross-sectional SEM picture of a wet-etched patterned Si-SiO2 wafer on which ~-W is deposited selectively by the GeH4 process. Figure 5a shows that the Si consumption is less than the 3-nm resolution of the picture. Moreover, no tunnel structures or encroachment at the Si-S i Q -W triple interface are visible. For comparison, Fig. 5b is a SEM picture of W deposited under almost the same conditions using the H2 process. By comparing Fig 5a and b, the interface integrity obtained with the GeH~ process is better than in the case of the H2 process. The absence of any significant Si consumption, tunnels, or encroachment shows that W can be deposited by the GeH4 process directly on Si without damaging the active Si areas. This makes the GeH4 process at temperatures below 400~ suited for contact applications to St, especially in the ease of shallow junctions. At higher temperatures the reaction between WF~ and Si is not inhibited completely by the GeH4 process. This is shown in Fig. 6 , which is a cross-sectional SEM picture of an a-W film deposited on a patterned Si-SiO2 wafer under blanket-deposition conditions at elevated temperatures. The Si consumption, however, is still limited (<40 rim) compared to the Si consumption of the H~ process (Fig. 5b) .
In our opinion the integrity of the Si interface at temperatures below 400~ is due to the protection of the interface by an adsorped GeH~ layer. As mentioned before, the GeH4 flow is introduced into the reactor a few seconds before the WF~ flow. From the literature GeH4 decomposes very easily on Si surfaces at the temperatures and pressures used during the GeH4 process. 3~ The WF6 molecules therefore react with the adsorped GeHx layer, leaving the Si intact. At higher temperatures Si consumption does occur, which is in agreement with thermodynamic calculations which showed that at temperatures above c a . 600 K the reaction between WF6 and Si is thermodynamically more favorable than the reaction between WF~ and Gelid. al
The reason for the absence of tunnels may be that GeF2
and H~ are the main reaction products during the GeH 4 process; no HF is formed. 18 HF, which is the main reaction product of the H2 process, is necessary for the formation of tunnels] A final benefit of GeH~ which may contribute to the absence of any encroachment, is the ability of GeH 4 to remove the native oxide present on Si surface. ~ A clean Si surface, free of native oxide, is essential for encroachment-free W films.5, 6
The adhesion of the [~-W layers to Si was excellent. The layers never peeled off from the Si at any deposition pressure, temperature, or GeH4/WF~ ratio. This excellent adhesion to Si is obtained without any harmful reaction with the St. For blanket depositions the W must nucleate on the SiO2. This is achieved by increasing the GeH4 and WF6 partial pressures compared to the seieetive deposition conditions. An increase in the deposition temperature also promotes the nucleation on SiO2. The adhesion of blanket ~$-W deposited on SiO2 at low temperatures, is reasonable. The ~-W layers do not peel off from the S i Q surface. The adhesion of a-W layers to SiO2 is good. The a-W layers deposited at temperatures above 450~ generally pass the "Scotch tape test." An important reason why GeHJWFs-deposited W layers do not peel from the substrate is that the layers can be deposited with a very low intrinsic stress. 83
The excellent adhesion obtained with the GeH4 process is in strong contrast to the adhesion of W layers deposited by the Sill4 process. These layers peel off spontaneously from the Si substrate especially at low temperatures or high SiH4/WF6 ratios when Si is incorporated in the W layers. ~9
Electrical characterization.--Resistivity.--The resistivity of the ~-W layers was approximately 200 p~2 cm. This is considerably higher than the 9 ~2 cm resistivity known for thin a -W films. With increasing deposition temperature and thus increasing a -W content, the resistivity of the films decreased from 200 p~2 cm for 100% ~-W layers deposited at 350~ to 10 ~2 cm for Ge-free a -W layers deposited above 500~ (Fig. 7) .
For high-speed ICs a low resistivity is advantageous and thus the 200 ~ cm of the ~-W films seems at first sight rather high. However, for the application of ~-W layers as contact material in submicrometer contact-holes, a relatively high resistivity is acceptable. This is because the contribution of the ~-W resistance to the total resistance is small compared to the contribution of the contact resistance. For a submicrometer contact hole, with a diameter of 0.5 pm which is filled to a height of 500 n m with 200 p~ cm ~-W, the resistance of the W plug is 5 ~. The contact resistance is ten times higher, namely 50 ~2 for a typical contact resistivity to Si of 1 • 10 v ~ em -~. This shows that for contact-hole filling a low contact resistivity to Si is far more important than a low specific resistance. Contact resistivity.--We measured the contact resistivity between ~-W layers and As-doped n + Si and B-doped p+ Si for several doping concentrations of the St, with a Kelvin resistance structure. The results are presented in Table l a and b, together with the results of an Al(Si 1%)/Si reference sample which is annealed at 400~ The doping concentration at the surface is estimated from SUPREM-3 simulations. 34 The defined contact area was 2 • 2 pm 2. The contact resistivities were corrected for the enlargement of the contact openings during processing. Table I shows that the contact resistivity of ~-W to n § Si and p § Si is comparable to the contact resistivity of an annealed A l ( 1 % S i ) / S i sample. The contact resistivity of ~-W to p+ Si is almost the same as to n § St. This is better than the contact resistivities obtained with the SiH~ process to p+ St, which generally are 5 to 10 times higher than to n + St. 1416 After an additional annealing step at 500~ the contact resistivity of the Al(1%Si) to Si increased due to Si precipitation. The contact resistivity of the ~-W to Si did not increase and is more stable t h e r m a l l y .
When contact holes with dimensions below 1 ~m are filled with sputtered Al(1%Si), the contact resistivity increases sharply due to Si precipitation. Also, the reliability of the contact decreases due to the poor A1 step-coverage. For submicron contact holes contacted with CVD ~-W these problems should not occur, indicating the importance of the GeH~ process for the filling of submicron contact holes.
The better contact resistivity of W deposited by the GeH4 process compared to W deposited by the Sill4 process is due probably to the reduction of the native oxide by GeH4. 32 We speculate that a longer exposure of the active Si areas to GeH~ before WF~ is introduced, may decrease the contact resistivity further.
Diode leakage current.--To evaluate the leakage current properties, ~-W was used as contact material in a washedemitter bipolar process in which Al(1%Si) is applied normally as interconnect material? ~ The AI(I%Si) washedemitter bipolar process is characterized by extremely low-base leakage currents. The same extremely low-base leakage currents also were obtained using the ~-W as contact material. This confirms that the active Si is not attacked by WF~ during the deposition of W by the GeH~ process and is in agreement with the SEM pictures of the W-St and W-Si-SiO2 interface shown in Fig. 5a . 150 g~2 cm and a Ge concentration of 10 a/o. The substrate material was undoped Si (100). Annealing the ~-W films for 30 min at temperatures below 600~ had no effect on the resistivity of the film. After annealing at 600~ the resistivity of the sample decreased with 10% to 135 ltf~ em. Annealing the sample for 30 min at 700~ resulted in a resistivity decrease of 30% to a resistivity oi 100 g.Q cm. At annealing temperatures above 700~ the layers peel off from the substrate. The x-ray diffraction patterns of the as-deposited ~-W film, and the films annealed at 600 and 700~ are shown in Fig. 8 . The x-ray diffraction pattern in Fig. 8b shows that the resistivity decrease after the 600~ anneal is due to the transformation of part of the ~-W to a-W. We could not identify the very small peak at 20 = 23.5 ~ After annealing at 700~ all ~-W peaks have disappeared, as is shown in the x-ray diffraction pattern in Fig. Be. In this sample ~-W is transformed to a-W and part of the W has reacted with the Si substrate to WSi~. Due to the silieidation to WSi~, the volume of the film increases resulting in a compressive stress in the film. With continuing silicidation the force at the WSijSi interface increases linearly with the WSi2 thickness until the force is higher than the adhesion force and the layer peels off the substrate. This is what happens when the films are annealed above 700~
The transformation from ~-W to R-W, and the WSi2 formation also was analyzed by AES and Rutherford backscattering (RBS). These two techniques allow us to monitor the change in the Ge concentration and distribution. The AES depth profies are shown in Fig. 9 and the RBS spectra in Fig. 10 . The analyses presented in Fig. 9a and 10a are carried out on the same sample as used for Fig. 8a, Fig. 9b and 10b are the same sample as in Fig. 8b , and Fig. 9c and 10c as in 8c. Figure 9a and 10a show that in the as-deposited sample, the Ge concentration is distributed uniformly throughout the ~-W layer. The AES and RBS spectra in Fig. 9b and 10b show a decrease in the ~-W film thickness and the formation of a transition layer between the W and the Si substrate. According to the x-ray diffraction pattern in Fig. 8b , this layer already contains some ec-W but no WSi2 formation has taken place yet. In the 30 min, 700~ sample, the W layer thickness has decreased further and the W-St transition region is, according to the x-ray analysis, transformed to WSi2. The Ge concentration in the WSi2 layer is very low and the Ge accumulates at the Si-WSi2 interface, as is particularly clear from the RBS spectrum in Fig. 10e . The AES depth profiles in Fig. 9b and c also show that Si has diffused through the W layer toward the surface. In summary, the ~-W phase deposited by GeH4 reduction of WF6 is stable up to 3(1 rain anneals at 600~ At higher temperatures transformation to a-W and WSi2 takes place. As in IC process lines subsequent IC production steps are well below 600~ no stability problems are to be expected for ~-W films deposited by the GeH4 process. deposition with a few atomic percent St. Thissaturation has as a drawback that the Si can precipitate at the St-A1 interface giving rise to high contact resistivities. A diffusion barrier which prevents the A1--Si interdiffusion is considered necessary for submicrometer applications. We investigated the diffusion barrier properties of W deposited using the GeH4 process by annealing several A]/~-W/Si stacks at different temperatures. The annealing temperatures were 500,520 and 540~ and the annealing time was 30 min. The thickness of the ~-W diffusion barrier was 20, 60, 120, and 250 nm. The A1 overlayer was layered with a thin Ti film which forms AI~Ti during the subsequent annealing. The solid solubility of Si in A13Ti is up to 15 a/o and thus the capacity for silicon uptake of the overlayer is increased compared to a pure A1 overlayer? 6 After annealing the stacks, the A1/Ti overlayer and the ~-W film were removed chemically from the Si surface. A breakdown of the ~-W diffusion barrier during annealing shows up clearly as a rough Si surface with large craters due to the diffusion of the Si through the barrier into the A1. The results are presented in Table II . In this table a plus sign means that the barrier prevented A1/Si interdiffusion, whereas a minus sign means a breakdown of the diffusion barrier visualized by a rough Si surface. Table II shows that at 500~ a 60-nm thick ~-W layer is an effective diffusion barrier for A1/Si interdiffusion. A 120-nm thick ~-W film is effective up to 540~ The barrier properties of ~-W deposited by the GeH4 process are at least as good as the barrier properties of a-W deposited by-the H2 process. 36 Since thinner ~-W films already gave good results, we did not anneal the 250-nm thick ~}-W film at 500~ The stacks annealed at 500 and 540~ with the 60-nm thick ~-W film also were analyzed by secondary ion mass spectroscopy (SIMS) to verify the results presented in Table II . Analysis was performed using a VG IX70S SIMS apparatus. The primary beam was 0.01 A/m s, 6 keV O~. Positive secondary ions were detected. The SIMS depth profile in Fig. lla shows that 60-rim W prevented the interdiffusion of A1 and Si during an armeal at 500~ The small amount of W in the overlayer in Fig. lla is attributed to the start of WAll2 formation. 37 The SIMS depth profile in Fig. llb shows the interdiffusion of Si and A1 due to the breakdown of the diffusion barrier during an anneal at 540~
Annealing of
Applications of the GeH4 process
Thin ~-W layers deposited at 375~ by the GeH4 process are suited for use as contact material to active Si areas of ULSI circuits. These thin barrier layers can be deposited without any sign (optical and electron microscope) of selectivity loss on patterned Si-SiO~ layers. For a complete selective fill of 0.7 ~tm deep contact-holes, at least in our reactor, the selectivity of the GeH4 process is not sufficient. We tried a new selective process which is a sequence of the GeH4 process followed by the Sill4 or H2 process. First a thin, for instance 50 nm, ~-W layer is deposited selectively with the GeH4 process. This thin ~-W layer provides a low contact resistivity, good adhesion, and does not attack the St. On top of this layer the selective W growth is continued in the same reactor with the Sill4 or Hz process. In this way the superior W-St interface properties of the GeH4 process are combined with the better selectivity of the Sill4 or H2 process. Additional advantages of this sequence are the reduction of the resistance of the contact plug due to the low resistivity of c~-W deposited by the Sill, and H2 process, the higher growth rate in the ease of the Sill4 process, and finally the amount of expensive GeH, is reduced. An example of a W layer grown in a sequence of the GeH, and H2 process is shown in Fig. 12 . This figure is a cross-sectional SEM picture of a 360-nm thick c~-W film grown with the H2 process on top of 50 nm [~-W grown with the GeH4 process. The selectivity obtained in this way compared better to the selectivity of a pure GeH4 process although we did not obtain perfect selectivity. However, the demands on perfect selectivity are a little less stringent, since the possibility of removing stray nuelei by chemical-mechanical polishing is feasibleJ 8 AI also can be used on top of the ~-W film since [~-W films as thin as 60 nm prevent all A1/Si interdiffusion during 30 min anneals at 500~
The GeH4 process also is suited for blanket applications. Since the adhesion on SiOa is better at higher temperatures the blanket deposition of R-W is more appropriate than the blanket deposition of ~-W. The combination of the GeH4 process with the Sill4 or H2 process is also versatile for blanket-deposition processes.
Conclusion
This study clearly shows that the W-CVD process which uses WF6 and GeH4 as reactants, is suited for the deposition of W directly on active Si areas. With this process ~-W films containing ~10 a/o Ge can be deposited selectively at ~375~ directly on active Si areas without any harmful Si consumption, tunnels or encroachment. Moreover, the contact resistivity to n + Si and p* Si is low, the adhesion to Si excellent, and the ~-W stable up to 600~
On top of this selectively deposited ~-W layer, W growth can be continued in the same reactor by either the H2 or Sill4 process in a selective or blanket mode. Also A1 can be used on top of ~-W since ~-W is a good diffusion barrier to prevent AI/Si interdiffusion. Additional advantages of the GeH4 process include; low deposition temperature, small grain size, and smooth layers.
In summary, the major advantage of the GeH4 process over other W-contact fill processes is that W can be deposited directly on Si and no additional TiN or TiW diffusion/nucleation layers are required.
Microsensors for temperature, pressure, fluid flow, and other macroscopic variables have been actively investigated and reported in the literature. I Almost all such applications require insulator films to provide thermal and/or electrical isolation and to enhance the mechanical integrity of the fabricated microstructures. Silicon nitride films have been used for these purposes, but then the process becomes incompatible with conventional bipolar IC fabrication. Silicon dioxide films are therefore more appropriate for the intended application and have been more extensively examined. In thermal sensor applications, for example, isolation by silicon dioxide yields much higher sensitivities 2 compared to polycrystalline silicon. However, free-standing cantilevers/microbridges/membranes are difficult to achieve because of the residual stresses in these films from high temperature thermal processing ~ and from mismatches in physical properties with the substrate; this often results in highly deformed/cracked/broken structures.
In this paper we report on the fabrication of oxide and composite oxide-polysilicon-oxide sandwich structure microbridges (~-bridges) with low residual stresses as measured by the extent of the midpoint sag. In general, the sag of a suspended microstructure cannot be assumed to be a direct measure of the residual stresses. For example, a stress-free structure may also sag depending on its aspect ratio and free standing length. However, the compressive stress in the poly-silicon films has been reported to be of greater magnitude than the tensile stress in unannea]ed oxides, ~4 lending support to the belief that the net residuM stresses in an unannea]ed microbridge are compressive. In this particular case, when coupled with the progressive decrease in the sag with annealing as observed in this work,
